Abstract-This research is purposed to increase computer function into a time driven to support real time system. This purposed would the processor can work according to determined time variable and can work optimally in a certained deadline. The first approachment to design some of processor that has a different bit space 64, 32, 16 and 8 bits. Each processor will be separated by selector/arbiter priority of a task. In addition, the design of the above processors are designed as a counter with varying levels of accuracy (variable precision computing). The selection is also done by using statistical control in the task are observed by the appearance of controller mounted on the front of the architecture bitspace the second approach above. The last approach to 'add' certainty in the form of interval arithmetic precision cutting task that can be the upper bound and lower bound of the area (bounds). These four approachment can be structured orthogonally or stand alone into a processor/several processors by introducing a new classifier that serves as a selector or a task arbiter. The result from the four approaches proves that the processor is strutured with different bitspace able to work optimally on a variable time and time deadlines are fast, and accurate completion of tasks in support of real time.
I. INTRODUCTION
Time driven is a processor which is structured by variable time bait/input so that it can work according to determined time variable and can work optimally in a certained deadline [1] .
The processor to be strutured has a different bitspace configuration/architecture (64, 32, 16 and 8 bits). These processor will include an arbiter/selector which directed to bitspace above in accordance with the task to be solved optimally.
The problem of designing systems with arbitration requires the designer to clearly understand the behaviour of typical arbiters in their interaction with users and resources.
Moreover, in order to design a new arbiter the designer should come up with a formal specification of the arbiter, by defining its architecture and algorithm, to be able to verify its correctness and possibly synthesize its logic implementation. This kind of task requires an appropriate description language, which should be capable of describing the various dynamic scenarios occuring in the overall system in a compact and functionally complete form. Unfortunately, traditional digital design notations such as timing diagrams, although adequate for simple sequential behaviours cannot easily capture asynchronous arbitration in a formally rigorous and precise way. Such behaviour can be inherently concurrent, at a very low signalling level, and may involve various kinds of choice, both deteministic and nondeteministic.
The structure of the processor configuration is done with a step-by-step approach beginning with classifying or even cutting the mandatory and optional part-task of a scheduling, a processor that has an ability as a numerator priorities of a task. The second approachment, to design a processor that has ability as a computer with different of accuracy levels. Furthermore, work optimally of a processor can be executed by observing the emergence of the task occurences. This approachment is employing statistic control, which is by detecting the statistic variables such as mean, deviation, etc. By using this approachment, all tasks that the emergence will be observed with coprocessor-help which is placed in the front section of bitspace architecture of the second approachment above. As a consequence, a selector is needed to determine whether the data/task are suitable for the second or the third approachment. Precision realiability on the third approachment can not be guaranteed, whereas the intended processor must have high-speed of computing and high-accuracy characteristics. In fact, both of quantity above have a tradeoff. The last approachment is carried out by adding precision certainty in the form arithmetic interval that is able to cut the data/task into a form of upper and lower border from the bounds.
Computer architecture has represented multiply extensive bit form 8 bit, 16 bit, 32 bit to 64 bit. However, in fact, the data that will be acquainted, translated, and processed is not always in a specific architecture, but also in various architectures which need statistic control.
Another approachment is also already been executed according to interval data or interval arithmetic. This approachment represents a processor model which cut upper and lower border of numerical data. However, this approachment makes the processor as a selector and increases the process-finishing-time. As the result, real time system can not be achieved. Architecture model here in after which have been checked by previous researcher [2] [3] [4] in the form of precision variable. But just remain to be burdened by the problem of computing of speed and it accuration process decrease by processor.
This research also offers a new concept that changes the arbiter functions previously used as a regulator of the bus or the bus arbiter is more popularly called. Arbiter will function as a controller or a selector of task which is named as task arbiter.
II. PREVIOUS RESEARCH
Arbiter is known as bus controller with centralized method that is responsible for the allocation of time to module parts or CPU parts. This kind arbiter using Daisy Chain method wherein bus control passes from one bus master to the next one, then to the next and so on with priority level. The working of this arbiter is called as bus arbiter. So far, no one has offered arbiter function to controlled of task or task arbiter [1] .
Task Arbiter is a component that works much like the bus arbiter. Arbiter component is the beginning of the next govern the use of resources, in this case the variable precision ALU 8 bit, 16 bit, 32 bit and 64 bit according to the type and size of the incoming task. So a little different from the bus arbiter arbitration only set of resources on the same bit width, for example, 32 bit or 64 bit only. So in addition to regulate arbitration task types also noticed bits wide incoming task before being processed in the ALU. With the use of these components, the expected time of execution of a task or set of tasks more quickly in real time.
Time Limitation in real time system is covered through process scheduling algorithm in operation system level. If the available time needed by a task is shorter, then the task execute will be failed. Computation Imprecise technique [5] divides each task into two parts are mandatory and optional part.
MSB-First (Most Significant Bit-First) Computation Technique [6] is numerical computation technique that perpetrates computation process started from the highestvalue bit first, different from general computation technique that starts the computation from the lowestvalue first. By using and applying this MSB-First Technique in answering arithmetic unit level in the beginning execution, high accuracy can be obtained.
Generally, accuracy determination of arithmetic operation result can not be carried out before operation execution is done. Interval-Arithmetic Technique [7] [8] extends two operation results that are the lower and the upper border of the real numeric value. Combination of MSB-First and Interval-Arithmetic Technique hands over the need of producing answer with determine and high accuracy in the beginning process of arithmetic instruction execution.
At first, Variable-Precision technique is based on the need to process numeric data with various precision width so that numeric computation process of hardware needed [9] [10] can be optimal. This technique enables to perpetrate computation of different data precision width.
The previous research also examined the arithmetic architecture to real time needed, however this architecture does not have a wide (bitspace) selection of bits that match the diversity of data/task incoming to be processed so that the real time system more secure. As well as the research that has been done by Kerlooza. YY.,2010 [11] has developed a research Mora-Mora., 2006 [12] , which also did not provide a wide selection of bits (64, 32, 16 and 8 bit).
Finally, to support architecture-4 models above have priority weighting the arbiter/selector. This is a new concept [1] that is offered in this paper and combined architecture together with all 4 models above.
III. RESEARCH METHODOLOGY
The initial preparation of this research includes the study of literature on computer architecture (state of the art) from various journals and proceedings, as well as the functionality and architecture of arbitrators that are popular today. Then followed the determination of the specifications of the system to be planned and illustrates a block diagram of the system in general.
In this research proposal designed a new computer architecture that serves as the arbiter of control or steering selector bits to a particular space-based simulators Quartus II 9.0 SP2 FPGA that can potentially be implemented in high-precision scientific computing applications (high-precision) and provide the ability significantly higher than a regular CPU (general-purpose) [4] [13] . However, FPGA still exists is used to accelerate variable precision application [13] . [12] Arbiter and wide bitspace arithmetic prototype units will be built in the FPGA simulator software Quartus II 9.0 SP2 type. The simulator software has been successfully implemented on the paper being before [Kerlooza.YY.,2010] . This study and answer the originator of the previous topics on Variable Precision Processor [3] [4] [12] .
Arithmetic adder [12] as prototype processor in Fig. 1 above will include an arbiter/selector that serves as selector of the models suitability to input task to obtain a speed of computing is much faster. The arbiter to be built is the liaison and steering as well as track/path for processing the data available on bitspace processor. The arbiter hardware pursued first tested through a special simulator on a prototype board (protoboard). This simulator is also a supporting part which clarify the function of the computer as a time driven. Fig. 2 , below illustrates a circuit of prototype processor with the arbiter/selector proposed as a selector bit space to be selected for optimal task execution process.
This prototype has arrangement of the components as previous research [3] that the register file consists of two memory units: a 64-word by 24-bit header memory, and a 256-word by m-bit significand memory. Besides that, the header word memory will stores the sign, and length of the variable-precision numbers. The significand memory stores the significand words of the variable-precision numbers from most significant to least significant. The significand memory has two read ports and two write ports. The header memory consists of two read ports and one write port. The arbiter/selector consits of three input and eight output. Each output arbiter/selector is connecting to variable bitspace ALU. The long accumulator stores intermediate variable precision results. It functions as a long fixed point register that limits roundoff error in variable-precision adder arithmetic operations.
The new model architecture had released [12] as a adjustable computing but this architecture have not a arbiter/selector to select time and precison are optimal. The header word generator forms the header words of the variable-precision numbers. It consists of an exponent adder, and logic for producing the sign, and length of the variable-precison result. It also allows two variableprecision numbers to be compared, based on their signs. Output from the header word generator go to the header word memory or to the memory interface unit. The memory interface unit reads data and instructions from memory and writes data to memory. Outpus from the memory interface unit go to header word generator, and the bitspace-adder arithmetic.
In the Fig. 3 . below illustrates a schematic adder circuit built and simulated in Altera Quartus II and Cyclone II devices (EP2C35F672C6). Arbiter Precision multi bitspace ALU is designed to function by using a control signal ctl to determine the size desired precision of a mathematical operation. The control signals used by the control circuit is located between the ALU components match the figure 3 . N is the data width instructions, eg 8bit, 16bit, 32bit, 64bit or 128bit. While n is the block size of the granulation ALU used to process the mathematical instruction. If the operand width is 64bit and 8bit block size granulation is then there will be 6 blocks control with control signals, respectively, and 8 blocks granulation ALU. Control block controls the size of the desired precision of each operation based on the value 0 or 1 on the control signal. If the value is 0 then between granulation ALU connected to a 2n-bit precision. Conversely, if the value is 1 then the cut ALU inter granulation so that the precision of n-bit only. So if the control signal is 0 all the precision of N-bit and vice versa for n-bit precision.
Simulation results showed that the different bitspace have given execution time results every variable precision designed or desired by the programmer or developer has a significant time difference.
The initial hypothesis, improvement of system performance can be improved if the arbitrators [14] have chosen bitspace so that the data/task that has an arithmetic instruction execution can be had fairly high degree of accuracy. In the previous paper, it was mentioned that the execution of instructions with MSB techniques [Kerlooza.YY.,2010] provide results-between with a certain degree of accuracy is obtained since the beginning of the process execution. The higher increase in the accuracy of the between-results generated, the system will be more robust to conditions less processing time. Obviously, the implementation is done by inserting a time limit and accuracy in the instruction format. In contrast, conventional computational calculation accuracy of the answers obtained from the arithmetic instruction is done at the end of the process execution.
Most of the basic operations of measuring the size of 1 bit. This size is considered as the smallest unit size (granulation). This kind of operation is called bit-to-bit operator. However, with sub-parallel techniques [MoraMora.,2006] by enlarging the size of granulation operations into k-bit at a time, then the arithmetic instruction execution time becomes shorter.
Unfortunetly, granulation size is directly proportional to the complexity of the hardware. In this paper, the implementation of an arithmetic operator is also done by using Look-Up Table ( LUT) available on the FPGA Quartus II, 9.0. LUT is used as an alternative implementation of the algorithm in hardware level because of technological advances integrated circuit (IC) that containts a lot of transistors.
Adder methode in this paper is based on the scheme MFIBVP [Kerlooza.YY.,2010] and carry-select adder [Mora-Mora.,2006] which produces an answer with accuracy that varies according to the time available. Furthermore, the incorporation of the new concept summation of the arbiter and the two above techniques are able to produce optimized resolution data/task that is timeless and accuracy.
IV. EXPERIMENTAL RESULT
Initial experimental results in the form of a series of logic gates which represent imprecise computation computational methods, variable precision, MSB and interval arithmetic. The gate circuit is simulated by Quartus II software 9.0 SP2 and generate signals sum representation with time and precision constraints.
From Table I below, indicates that the task will be processed on different bitspace generate greater value or not optimal. So it needs sorting task or task arbiter to direct bitspace appropriate so that optimality is reached. Moreover, in order to design a new arbiter the designer should come up with a formal specification of the arbiter, by defining its architecture and algorithm, to be able to verify its correctness and possibly synthesize its logic implementation. This kind of task requires an appropriate description language, which should be capable of describing the various dynamic scenarios occuring in the overall system in a compact and functionally complete form. In other types of software tools with different circuit Adder series but have the same function. Simulation results of the adder circuit in fig. 3 . given in the table II below. In Table II above shows that the different bitspace for the same task or granulation produces a longer execution time.
Simulation results in Table I and II above, have differences due to software performances itself, in order to optimize the ability of the clock to the diversity of tasks that need to be serviced every stage of the process. This makes a fundamental difference to the two above as software tools that can simulate the adder function that is built specifically to have a variable precision at different bitspace. This work is done in order to get increased speed while still maintaining the desired precision.
Future work, design arbiter must be able to direct bitspace architecture built on a separate order to achieve optimality and hardware implementation requires estimates in the area of integrated circuits from a 1.0 micron CMOS standard cell library [15] on Table III below. [3] . Delay and cycle time estimates are given in Table IV . In the future research Mora-Mora.,2006 after Michael J. Schulte.,1998 had writed delay estimation in table V for main gate and logic blocks in the arithmetic.
The hardware requirement, area estimates, delay estimation for 8-bit ALU is under 16-bit. 
